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Abstract: This study proposes a dedicated modulation scheme for a bidirectional quasi-Z-source (qZS) modular multi-level
converter. The operation principle and a suitable pulse-width modulation method are proposed. The relation between the
modulation index and shoot-through duty ratio is derived. A formula for calculating the required value of qZS capacitance is
given. The simulation results presented in the study validate the operation and the performance of the proposed topology.
1 Introduction
Multi-level inverters (MLIs) are preferred due to their attractive
features compared with two-level voltage source inverters (VSIs)
[1] such as better AC voltage quality, low voltage stress on
semiconductors, possibility to produce significantly higher voltages
than a single-switch voltage rating. The modular multi-level
converter (MMC) is a relatively new competitive concept which
has been proposed in 2002 [2]. It provides several features such as
modularity, voltage, and power scalability and failure management
capability in the case of device failures [3]. These advantages
favour the MMC for various applications, such as an interface
between high-voltage direct current (HVDC) [4] and flexible AC
transmission (FACT) systems [5], driving medium-voltage (MV)
motors [3], and connecting renewable energy sources such as
photovoltaics [6] and wind energy system [7] to MV grids. The
output voltage of most renewable energy sources fluctuates with
working conditions; therefore, having a converter that can adapt to
these fluctuation by being able not only to step down but also to
step up the voltage in order to regulate the voltage at the DC-link
terminals may be quite useful. Power converter topologies based
on the use of the impedance network concept have been proposed
in [8] which proposes the implementation of a quasi-Z-source
(qZS) MMC. The basic structure of the quasi-Z-source inverter
(qZSI) as proposed in [9] is shown in Fig. 1. The operating
principle of the qZS network relies on producing a short circuit
(shoot through, ST) at inverter DC-link terminals in order to
increase the stored energy in the inductors that is later transferred
in the qZS capacitors and, finally, this extra voltage adds up to the
DC source voltage and provides voltage boosting capability. 
There are two operation modes for the qZS network which are
ST and non-ST (NST) modes. In the ST mode, the DC-link
terminals are shorted by gating both the upper and lower devices of
at least one inverter leg, which forces the qZS diode D to become
reverse biased and therefore behave like an open circuit as shown
in Fig. 2a. Hence, the stored energy in the capacitors begins to
transfer into the inductors. In the NST mode, the inverter operates
by producing active and null voltage states [10] and then D will be
forward biased as shown in Fig. 2b; the stored energy in the
inductors begins to transfer to the load, which sees Vpo = Vc1 + Vc2
as its DC-link voltage, and qZS capacitors begin to charge. 
Khera et al. [8] proposed the integration of the qZS network
with a single-phase MMC to provide voltage boost capability. The
proposed circuit faces some limitations which were identified in
the same paper, and a solution was proposed by modifying the
qZS-MMC to be a bidirectional one (BqZS-MMC).
This paper gives a detailed circuit analysis of the proposed
BqZS-MMC. The equivalent circuit of the qZS-MMC with the
proper implemented sinusoidal pulse-width modulation (SPWM)
boosting scheme is presented which can be extended to any
number of output voltage levels. The relation between the
modulation index and ST duty ratio for any number of voltage
levels is derived. A guideline for choosing the value of qZS
capacitance is proposed. Finally, the operation and analysis of the
proposed modulation scheme are validated using results simulation
from a MATLAB/PLECS model.
2 Operation principles of the bidirectional quasi-
Z-source modular multi-level converter
The topology of a single-phase qZS-MMC is shown in Fig. 3. The
MMC leg consists of the upper and lower arms where each arm
consists of series-connected sub-modules (SMs), and an arm
inductor (Lo). Each SM has a half-bridge inverter configuration
with one DC-link capacitor. The two switches (Sa and Sax) in SM
are controlled by complementary gating signals. When Sa is on, the
SM capacitor is bypassed and the SM terminal voltage is zero. If Sa
is off, Sax is on; therefore, SM terminal voltage is Vc and the SM
capacitor is inserted into the circuit. Each SM capacitor needs to be
charged by a fraction of the DC bus voltage E/N, where N is the
number of SMs per arm. Therefore, the output voltage (Vao) swings
between –Vpn/2 and Vpn/2 and each arm should aim to produce the
Fig. 1  Equivalent circuit of the quasi-Z-source inverter (qZSI)
 
Fig. 2  Equivalent circuit of qZSI
(a) Shoot-through (ST) mode, (b) Non-shoot-through (NST) mode
 
J. Eng., 2019, Vol. 2019 Iss. 17, pp. 3836-3841
This is an open access article published by the IET under the Creative Commons Attribution License
(http://creativecommons.org/licenses/by/3.0/)
3836
reference output voltage potential, as average over one switching
period. Output inductors Lo have the role to limit the current ripple
caused by the momentary mismatch of voltage produced by the
two arms, and also enable the control of circulating current needed
to replenish the energy in the SM capacitors. The modulation
scheme for generating these states will be explained in Section 4. 
The output voltage equation as a function of the upper arm,
lower arm, and the DC-link voltages is given by
vao =
van − vpa
2 +
vpo − von
2 (1)
From (1), if the upper qZS network is shorted via Su, i.e. vpo = 0,
the upper arm voltage vpa should be reduced to keep the required
output voltage at a certain level which can be achieved by reducing
the number of inserted cells in the upper arm by N/2. The same
procedure is followed if the lower qZS network is shorted via Sn. In
this study, phase disposition SPWM (PD- SPWM) is used to
control the MMC arms [11]. Su and Sn have been modulated using
the proposed technique as follows.
3 MMC capacitors voltage balancing and
modulation scheme
3.1 Capacitor voltage balance
MMC requires a voltage balancing strategy to balance and keep the
SM capacitor voltages at their desired average values. The
implementation of balancing strategies depends on the presence of
the redundant states in the MMC arm [10]. The redundant
switching state with the strongest effect in facilitating voltage
balancing is always selected. The MMC arm capacitor balancing
can be achieved by different strategies [10]. The most widely used
balancing strategy is based on the sorting method [6] which is
summarised in four steps as follows:
(1) Measure and sort the upper and lower capacitor voltages.
(2) From modulation scheme, determine the number of inserted
cells (np and nn) from the upper and lower arms, respectively.
(3) If the upper (lower) arm current is positive where the current
direction as shown in Fig. 3 is considered as positive, choose the np
(nn) cells with a lower voltage to be inserted. Therefore, the
corresponding cell capacitor is charged and its voltage increases.
(4) If the upper (lower) arm current is negative, choose the np (nn)
cell with a higher voltage to be inserted. Therefore, the
corresponding cell capacitor is discharged and its voltage
decreases.
3.2 Modulation scheme
To synthesise n-level voltage waveform at the converter AC side
where n equal 2N − 1, phase disposition SPWM (PD-SPWM) with
two complementary reference signals (vmn and vmu) is used in this
study to control the BqZS-MMC as indicated in Fig. 4. Each carrier
is responsible for producing the gating signals of two cells (one
from upper and one from lower arm). The reference signals are
compared against the carriers to define which leg switches are
conducting. The upper (lower) qZS networks can be in the ST
mode if the number of upper (lower) inserted cells equals or is
higher than N/2. Therefore, the number of inserted cells can be
reduced by N/2 to obtain the required voltage level. According to
this concept, this modulation scheme can be named as the reduced
number of the inserted cell (RNIC) technique. By considering N = 
4, the number of output voltage level will be 9 as clarified in Fig. 4.
Table 1 lists the available voltage levels when N = 4 by clarifying
the number of inserted SMs in both the upper and lower arms for
each level before and after introducing ST intervals and which
qZS-network switches Su and Sn should be gated. Su can be shorted
during all output voltage levels except levels 1, 2, and 3 (7, 8, and
9 for Sn) as shown in Table 1 and Fig. 4, because at these levels,
the number of inserted cells from the upper (lower) arm is <2
(N/2). Therefore, ST signals of Su at levels 1, 2, and 3 are set to
zero. 
Fig. 4 shows the output voltage waveform, ST signals, and the
gating signals for both Su and Sn. The upper ST signal (Vsh-u) is
defined by
Vsh_u =
Msh 0 < ωt ≤ θ2; π − θ2 < ωt ≤ 2π
N /2 ×Mshsinwt θ2 < ωt ≤ θ1; π − θ1 < ωt ≤ π − θ2
1 θ1 < ωt ≤ π − θ1
1 −Msh π < ωt ≤ 2π
(2)
where Msh is the ST modulating signal height as shown in Fig. 4.
In the range from ϴ1 to π−ϴ1, the number of inserted SMs per arm
became lower than N/2, where the ST interval should set at zero,
and ϴ1 is defined by
Fig. 3  Typical topology of an N-cell single-phase MMC
 
Fig. 4  PD-PWM with double reference waveforms, the ST modulation
signals and the generated pulses for the RNIC technique
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θ1 = sin−1(2/NMsh)
θ2 = sin−1(2/N)
(3)
The lower ST signal Vsh-n waveform is of the same shape as Vsh_u
but shifted by 180° as shown in Fig. 4. The pulses of Su and Sn are
generated if the carrier signal Csh is higher than Vsh_u and Vsh-n,
respectively. According to Vsh_u and Vsh-n signals, the output
voltage reference waveforms (Vmu and Vmn) for the upper and
lower arms are modified as shown in Fig. 5 in order to provide a
reduction in the number of inserted cells during these intervals by
two cells (N/2). From (2), the instantaneous value of the duty ratio
is given by
dsh_u =
1 −Msh 0 < ωt < θ2; π − θ2 < ωt < 2π
1 − N /2 ×Mshsinwt θ2 < ωt < θ1; π − θ1 < ωt < π − θ2
0 θ1 < ωt < π − θ1
(4)
By integrating (4), the average ST duty ratio Dsh can be
calculated which is given by
Dsh = (π + 2θ2)(1 −Msh)/2π + (θ1 − θ2)/π + NMsh(cos θ1
− cos θ2)/π (5)
From (5), The DC-link voltage can be expressed by
Vpn = 1/(1 − 2Dsh) × E
= π2θ1 +Msh(2N(cos θ1 − cos θ2) − 2θ2 − π)
E
(6)
Fig. 6 shows the normalised peak DC-link voltage versus ST duty
ratio Msh when N = 2, 4, 6, 8, and 10. By increasing the number of
SM, higher Msh is required at the same DC-link voltage. The qZS-
capacitor voltages are given by
Vcu1 = Vcn1 = (1 − Dsh)Vpn/2;
Vcu2 = Vcu2 = DshVpn/2
(7)
For N of SMs per arms, the SM capacitor voltages are given by
Vc−arm = Vpn/N (8)
From (8), the peak value of the fundamental output voltage is given
by
Vm = MNVc−arm/2 = GE /2 (9)
Where G is given as a function of Dsh (or Msh) and the output
voltage modulation index M is given by
G = M /(1 − 2Dsh)
= 3πM /[(4π + 6 3 − 12cos θ1)Msh − 6θ1]
(10)
4 Choosing values of a passive element
According to [8], using an IGBT in antiparallel to the diode D in
the BqZS-network allows the converter to operate with small
values of inductance without disturbing the operation of the circuit,
being able to completely avoid the undesirable operation modes
found in [8], consequently, eliminating any drops in the DC-link
voltages that affected the output harmonic distortion. However, the
Table 1 Available voltage levels with clarifying the number of inserted SMs in both the upper and lower arms
Level number Voltage level Number of SMs inserted N = 4 (upper, lower) (Su, Sn)
before after
1 −Vpn/2 4, 0 2, 0 (1, 0)
2 −3 Vpn/8 4, 1 2, 1 (1, 0)
3, 0 1, 0
3 −Vpn/4 3, 1 1, 1 (1, 0)
4 −Vpn/8 3, 2 3, 0 (0, 1)
2, 1 0, 1 (1, 0)
5 0 2, 2 0, 2 (1, 0)
2, 0 (0, 1)
6 Vpn/8 1, 2 1, 0 (0, 1)
2, 3 0, 3 (1, 0)
7 Vpn/4 1, 3 1, 1 (0, 1)
8 3 Vpn/8 1, 4 1, 2 (0, 1)
0, 3 0, 1
9 Vpn/2 0, 4 0, 2 (0, 1)
 
Fig. 5  Modified output voltage reference waveforms according to the ST
pulses for the RNIC technique
 Fig. 6  Normalised DC-link voltage Vpn/E versus ST modulation index Msh
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qZS-inductance value should be chosen for limiting the ripples to a
reasonable level (20%) to reduce the current stress on the converter
devices.
The inductance value of the four inductors is chosen according
to [12]. The arm inductance and SM capacitance are calculated
according to the relevant study and the relations given in [13]. In
this section, the general relation for determining the proper qZS-
capacitance value has been obtained. According to [8], the qZS-
capacitor voltages Vcu1 and Vcu2 (Vcn1 and Vcn2) decrease when the
arm current value ipa (ina) is higher than the average value of the
inductor current IL during both ST and NST modes as indicated in
Fig. 7. The interval when the arm current is higher than the average
inductor current ranges between θa and θb, where θa and θb are the
two instants when the arm current is equal to IL. The upper and
lower arm currents can be expressed by
ipa = ia/2 + i2 f + Idc; ina = − ia/2 + i2 f + Idc (11)
where Idc is the DC component in arm currents which is
responsible for transferring real active power from the supply to
the load. The i2f is the second-order harmonic usually present in
any single-phase converters and ia is the AC load current
component. In the following analysis, the value of the second-order
harmonic is not a significant as ia, so i2f is not considered and set
to zero in (11). From the power balance equation, the maximum
value of the load current Ia can be calculated by
Ia =
2EIL
VmcosΦ
sin(ωt − Φ) (12)
where Ф is the load displacement angle, Idc is the DC component
in the arm current which can be calculated as a function of the
average value of the qZS-inductor current by
Idc =
1 − 2Dsh
1 − Dsh
IL (13)
Substituting (12) and (13) into (11), and equating the resultant
equation by IL, θa, and θb can be calculated by
θa = sin−1
Dsh
2(1 − 2Dsh)
cosΦ + Φ
θb = π − sin−1
Dsh
2(1 − 2Dsh)
cosΦ + Φ
(14)
The capacitance Cu1 can be obtained by
Cu1 =
IcΔt
ΔvCu1 (15)
According to Fig. 7, Δt and Δvcu1 can be defined as
Δvcu1 = kvVcu1&Δt =
θb − θa
2π ∗
1
f o
(16)
where Vcu1is the average value of the qZS capacitor voltage, kV is
the ratio between peak-to-peak capacitor voltage Δvcu1 and Vcu1,
and fo is the output load frequency. The capacitor current Ic during
the interval from θa to θb is given by
ic(t) =
IL − ipa non − shoot − throughmode (1 − Dsh)
−IL shoot − throughmodeDsh
(17)
The average value of ic(t) over a switching period is given by
Ic − sw = − DshIL + (1 − Dsh)(IL − ipa(t)) (18)
Substituting (11)–(13) into (18), and integrating from θa to θb, the
average value of ic over the interval from θa to θb is given by
Ic =
4(1 − 2Dsh)cos(θ2 − Φ)
cosΦ(θ2 − θ1) IL (19)
Substituting (7) and (19) into (15), the minimum required
capacitance to provide a kv voltage ripple can be obtained as
Cu1 ≥
4(1 − 2Dsh)2cos(θb − Φ)P
πkv f ocosΦ(1 − Dsh)E2
(20)
5 Simulation results
To verify the validity of the proposed modulation scheme for the
BqZS-MMC, a simulation model is implemented in MATLAB/
PLECS for the proposed configuration shown in Fig. 2 with a
number of SMs equal to 6. The parameters used in the simulation
models are given in Table 2. The simulation study has been carried
out using a passive (R + L) load and considering that all system
components and switches are ideal. 
The optimum qZS-capacitors (Cu1 and Cn1) were calculated in
order to provide the voltage ripple factor kv of ∼10%. Based on the
parameters in Table 2, the required value of the qZS capacitor is
∼3.15 mF which is calculated by (20).
The converter modulation index M is set at 1 and the ST
modulation index Msh is set to 0.8 (boost), 0.6 (boost), and 1,
(buck) and consequently the ST duty ratio Dsh is equal 0.124,
0.256, and zero, respectively. Figs. 8 and 9 show the upper, lower,
and overall DC-link voltage, and their zooming. By lowering Msh
from 0.8 to 0.6, the peak value of the overall DC-link voltage is
increased from 4 to 6.2 kV. Also, to check the operation in the buck
mode, Msh is set at 1, where the peak value of the overall DC-link
voltage becomes 3 kV that is equal to the DC source voltage E. 
The simulation results of the qZS-network capacitor (Vcu1, Vcn1,
Vcu2, and Vcn2) and arm capacitor voltages are shown in Fig. 10,
and Fig. 11 illustrates their zooming. These capacitors are charged
according to the relations given in (7) and (8). The ripple factor kv
Fig. 7  Waveforms of qZ-MMC circuit
(a) Upper arm current (ipa) and the qZS capacitor voltage Vcu1, (b) A zoom in of the
capacitor voltage Vcu1 and capacitor current ic
 
Table 2 ZSI simulation model parameters
source voltage E 3 kV load inductance and
resistance
14 mH, 13 
Ω
qZS-network
inductances
10 mH qZS-network
capacitances
3.3 mF
MMC-arm inductance 5 mH MMC-arm capacitances 3.3 mF
switching frequency 2 kHz output frequency fo 50 Hz
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of Vcu1 and Vcn1 is ∼10% which confirm the validity of the
proposed capacitance formula. Load voltage and current are shown
in Fig. 12. For the proposed BqZS-MMC, by lowering Msh from
0.8 to 0.6, the peak value of the output voltage fundamental
component is increased from 2 to 3.1 kV. However, for traditional
MMC, the peak value of the output voltage is limited to the half-
value of the supply voltage (E/2 = 1500 V). The output current
shown in Fig. 12 does not show low-order harmonics, which is a
sign that the proposed modulation works as expected. 
6 Conclusion
This paper proposed a modulation scheme for a bidirectional qZS
MMC topology that is able to achieve buck and boost voltage
capabilities. The relation between the modulation index and
average ST duty ratio has been derived and verified by simulation
at different modulation indices in both the buck and boost modes.
An analytical design methodology for calculating the required
values of qZS capacitors has been proposed, and the resulting
ripples in the simulation match the ripple imposed in the design.
Fig. 8  Upper, lower, and overall DC-link voltage at Msh = 0.8, 0.6, and 1 from left to right, respectively
 
Fig. 9  Zooming of the upper, lower, and overall DC-link voltage at Msh = 0.8, 0.6, and 1 from left to right, respectively
 
Fig. 10  qZS-network capacitor and arm capacitor voltages at M = 0.8, 0.6, and 1 from left to right, respectively
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